Sunday, 13 November 2016

NOT Gate in Verilog



module not_code(
    input input_a,
    output output_b
    );

assign output_b = ~input_a ;

endmodule
Posted by at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)