VHDL vs VERILOG: Displaying Given Data ( Verilog Program )

Friday, 18 November 2016

module display_data;

initial begin
$display(" ");
$display("www.vhdl4all.blogspot.com");
$display(" ");
#10 $finish;
end

endmodule

VHDL vs VERILOG