VHDL vs VERILOG
VHDL Tutorials, VHDL Study Materials and Digital Electronics Data in Other Pages...
Pages
VHDL
MICROCONTROLLER PROGRAMS
Electronic Devices and Circuits
EE307 - SIGNAL AND SYSTEMS
Digital / VHDL Questions
EC305 MyuPs & MyuCs
Matlab Tips
Downloads
PSC
Ubuntu Tips
Interview Questions
Xilinx installation help
Windows Tips
Latex
JAVA Tips
Android Apps
വാഴയൂർ ഗ്രാമ പഞ്ചായത്ത് ( Vazhayur Grama Panchayath )
Thursday 12 December 2013
BINARY to GREY CODE CONVERTERS-(Dataflow)
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity
B_G
is
Port ( B3,B2,B1,B0 : in STD_LOGIC;
G3,G2,G1,G0
: out
STD_LOGIC);
end
B_G
;
architecture Dataflow of
B_G
is
begin
G3<=B3;
G2<=B3 xor B2;
G1<=B2 xor B1;
G0<=B1 xor B0;
end
Dataflow
;
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment