VHDL vs VERILOG
VHDL Tutorials, VHDL Study Materials and Digital Electronics Data in Other Pages...
Pages
VHDL
MICROCONTROLLER PROGRAMS
Electronic Devices and Circuits
EE307 - SIGNAL AND SYSTEMS
Digital / VHDL Questions
EC305 MyuPs & MyuCs
Matlab Tips
Downloads
PSC
Ubuntu Tips
Interview Questions
Xilinx installation help
Windows Tips
Latex
JAVA Tips
Android Apps
വാഴയൂർ ഗ്രാമ പഞ്ചായത്ത് ( Vazhayur Grama Panchayath )
Monday, 9 May 2016
Detect the number " 100 " when enable is high
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity detect100 is
Port ( a,b,c,enable : in STD_LOGIC;
y : out STD_LOGIC);
end detect100;
architecture Dataflow of detect100 is
begin
y<=(not a) or (not b) or c or enable;
end Dataflow;
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment